When simulating a circuit structure it is crucial to be able to account for parasitics or non-ideal behavior of components such as non-linear quality factor (Q-value) and parasitic package capacitance ...
With lithography techniques rapidly approaching 0.10 µm andsmaller, the combination of small device dimensions and high-speeddata rates causes many problems for IC ...